WHAT IS CLAIMED IS:

1	1. A differential amplifier circuit comprising:		
2	(a) first and second supply voltage rails, first and second input terminals, and		
3	an output terminal;		
4	(b) differentially connected first and second input transistors of a first channe		
5	type;		
6	(c) a folded cascode circuit coupled to the first supply voltage rail and		
7	including a first cascode transistor and a second cascode transistor both of a second channel type		
8	sources of the first and second cascode transistors being coupled to drains of the first and second		
9	input transistors, respectively;		
10	(d) a first load transistor of the second channel type coupled between the		
11	source of the second cascode transistor and the first supply voltage rail and a second load		
12	transistor of the second channel type coupled between the source of the first cascode transistor		
13	and the first supply voltage rail;		
14	(e) a bias source producing a bias signal on gates of the first and second		
15	cascode transistors;		

(f) a third cascode transistor of the second channel type having a source coupled to a drain of the second cascode transistor and a drain coupled to a first current source, a drain of the first cascode transistor being coupled to a second current source, and a voltage level shift circuit coupled between the drain of the third cascode transistor and second load transistors; and

(g) a gain boost amplifier having a first input coupled to the drain of the first cascode transistor, a second input coupled to the drain of the second cascode transistor, and an output coupled to a gate of the third cascode transistor.

2. The differential amplifier circuit of claim 1 including an output stage having an input coupled to the drain of the first cascode transistor, the output stage including a pull-up transistor of the second channel type coupled between the second supply voltage rail and the output terminal, and a second output transistor of the first channel type coupled between the first supply voltage rail and the output terminal.

1	3.	The differential amplifier of claim 2 including a class AB bias circuit coupled
2	between a gat	te electrode of the pull-up and a gate electrode of the pull-down transistor.
· I	4.	The differential amplifier of claim 2 wherein the gain boost amplifier is a CMOS
2	voltage-input	differential amplifier.
	·	
. 1	5.	The differential amplifier of claim 2 wherein the gain boost amplifier is a CMOS
2	current-input	differential amplifier.
	٠.	
-		
1	6.	A differential amplifier circuit comprising:
·		
2		(a) first and second supply voltage rails, first and second input terminals, and
·	·	27
·		

3 an output terminal;

10

11

12

13

14

15

16.

17

- 4 (b) differentially connected first and second input transistors of a first channel type;
- 6 (c) a folded cascode circuit coupled to the first supply voltage rail and
 7 including a first cascode transistor and a second cascode transistor both of a second channel type,
 8 sources of the first and second cascode transistors being coupled to drains of the first and second
 9 input transistors, respectively;
 - (d) a first load transistor of the second channel type coupled between the source of the second cascode transistor and the first supply voltage rail and a second load transistor of the second channel type coupled between the source of the first cascode transistor and the first supply voltage rail;
 - (e) a bias source producing a bias signal on gates of the first and second cascode transistors, respectively; and
 - (f) a gain boost amplifier having a first input coupled to the drain of the second cascode transistor, a second input coupled to the drain of the first cascode transistor, and an output coupled to gates of the first and second load transistors.

The differential amplifier circuit of claim 6 including an output stage having an input coupled to the drain of the first cascode transistor, the output stage including a pull-up transistor of the second channel type coupled between the second supply voltage rail and the output terminal, and a second output transistor of the first channel type coupled between the first supply voltage rail and the output terminal.

1 8. The differential amplifier of claim 7 including a class AB bias circuit coupled between a gate electrode of the pull-up and a gate electrode of the pull-down transistor.

1 9. The differential amplifier of claim 7 wherein the gain boost amplifier is a CMOS voltage-input differential amplifier.

The differential amplifier of claim 7 wherein the gain boost amplifier is a CMOS 10. 1 current-input differential amplifier. 2 A differential amplifier circuit comprising: 1 11. first and second supply voltage rails, first and second input terminals, and (a) 2 3 an output terminal; differentially connected first and second input transistors of a first channel (b) 4 5 type; a folded cascode circuit coupled to the first supply voltage rail and 6 (c) including a cascode transistor of a second channel type, a source of the cascode transistor being 7 coupled to a drain of the first input transistor; 8 9 a first load transistor of the second channel type coupled between a first (d) current source and the first supply voltage rail and a second load transistor of the second channel 10 type coupled between the source of the cascode transistor and the first supply voltage rail; 11 a bias source producing a bias signal on a gate of the cascode transistor; 12 (e)

13 and

1

2

3

4

5

14 (f) a gain boost amplifier having a first input coupled to a drain of the first
15 load transistor, a second input coupled to the source of the cascode transistor, and an output
16 coupled to gates of the first and second load transistors.

input coupled to the drain of the first cascode transistor, the output stage including a pull-up transistor of the second channel type coupled between the second supply voltage rail and the output terminal, and a second output transistor of the first channel type coupled between the first supply voltage rail and the output terminal.

1 13. The differential amplifier of claim 12 including a class AB bias circuit coupled between a gate electrode of the pull-up and a gate electrode of the pull-down transistor.

The differential amplifier of claim 12 wherein the gain boost amplifier is a CMOS 14. 1 voltage-input differential amplifier. 2 15. The differential amplifier of claim 12 wherein the gain boost amplifier is a CMOS 1 current-input differential amplifier. 2 A differential amplifier circuit comprising: 1 16. first and second supply voltage rails, first and second input terminals, and 2 (a) 3 an output terminal; differentially connected first and second input transistors of a first channel (b) 4 5 type; a first load transistor of a second channel type coupled between a drain of 6 (c) the first input transistor and the first supply voltage rail and a second load transistor of the second 7

channel type coupled between a drain of the second input transistor and the first supply voltage

9 rail; and

1

2

3

4

5

10 (d) a gain boost amplifier having a first input coupled to the drain of the first
11 input transistor, a second input coupled to the drain of the second input transistor, and an output
12 coupled to gates of the first and second load transistors.

17. The differential amplifier circuit of claim 16 including an output stage having an input coupled to the drain of the first cascode transistor, the output stage including a pull-up transistor of the second channel type coupled between the second supply voltage rail and the output terminal, and a second output transistor of the first channel type coupled between the first supply voltage rail and the output terminal.

1 18. The differential amplifier of claim 17 including a class AB bias circuit coupled
2 between a gate electrode of the pull-up and a gate electrode of the pull-down transistor.

19. The differential amplifier of claim 17 wherein the gain boost amplifier is a CMOS voltage-input differential amplifier.

1 20. The differential amplifier of claim 17 wherein the gain boost amplifier is a CMOS current-input differential amplifier.

- 21. A method of operating a differential amplifier circuit which includes first and second supply voltage rails, first and second input terminals, and an output terminal, differentially connected first and second input transistors of a first channel type, and a folded cascode circuit coupled to the first supply voltage rail and including a first cascode transistor and a second cascode transistor both of a second channel type, sources of the first and second cascode transistors being coupled to drains of the first and second input transistors, respectively, the sources of the first and second cascode transistors also being coupled to a drain of a first load transistor and a drain of a second load transistor, respectively, the method comprising:
- boosting the gain of the differential amplifier circuit without introducing additional components into a signal path of the differential amplifier circuit by providing local feedback

- representative of an output voltage of the differential amplifier circuit to gates of the first and second load transistors by
- 13 (a) coupling a drain of a third cascode transistor of the second channel type to
 14 a current source circuit and coupling a source of the third cascode transistor to a drain of the
 15 second cascode transistor;
- 16 (b) coupling a drain of the third cascode transistor to gates of the first and second load transistors; and

(c) driving a gate of the third cascode transistor by means of a gain boost amplifier having a first input coupled to the drain of the first cascode transistor and a second input coupled to the drain of the second cascode transistor, to accomplish the function of increasing the output impedance of the differential amplifier circuit.

22. The method of claim 21 wherein step (b) includes driving a gate of the third cascode transistor by means of a level shift circuit coupled to the drain of the third cascode transistor.

23. A method of operating a differential amplifier circuit which includes first and second supply voltage rails, first and second input terminals, and an output terminal, differentially connected first and second input transistors of a first channel type, and a folded cascode circuit coupled to the first supply voltage rail and including a first cascode transistor and a second cascode transistor both of a second channel type, sources of the first and second cascode transistors being coupled to drains of the first and second input transistors, respectively, the sources of the first and second cascode transistors also being coupled to a drain of a first load transistor and a drain of a second load transistor, respectively, the method comprising:

9 .

boosting the gain of the differential amplifier circuit without introducing additional components into a signal path of the differential amplifier circuit by providing local feedback representative of an output voltage of the differential amplifier circuit to gates of the first and second load transistors by

- (a) coupling a first input of a gain boost amplifier to a drain of the first cascode transistor, and coupling a second input of the gain boost amplifier to a drain of the second cascode transistor; and
- (b) coupling an output of the gain boost amplifier to gates of the first and second load transistors to drive the first and second load transistors so as to accomplish the function of increasing the output impedance of the differential amplifier circuit.

24. A method of operating a differential amplifier circuit which includes first and second supply voltage rails, first and second input terminals, and an output terminal, differentially connected first and second input transistors of a first channel type, and a folded cascode circuit coupled to the first supply voltage rail and including a first cascode transistor and a second cascode transistor both of a second channel type, sources of the first and second cascode transistors being coupled to drains of the first and second input transistors, respectively, the sources of the first and second cascode transistors also being coupled to a drain of a first load transistor and a drain of a second load transistor, respectively, the method comprising:

. 8

boosting the gain of the differential amplifier circuit without introducing additional components into a signal path of the differential amplifier circuit by providing local feedback representative of an output voltage of the differential amplifier circuit to gates of the first and second load transistors by

- (a) coupling a first input of a gain boost amplifier to the source of the first cascode transistor, and coupling a second input of the gain boost amplifier to the source of the second cascode transistor;
- (b) coupling a drain of the second cascode transistor to gates of the first and second load transistors; and
- (c) coupling an output of the gain boost amplifier to a gate of the second cascode transistor to cause the drain of the second cascode transistor to drive the gates of the first

and second load transistors so as to accomplish the function of increasing the output impedance of the differential amplifier circuit.

- 25. A method of operating a differential amplifier circuit which includes first and second supply voltage rails, first and second input terminals, and an output terminal, differentially connected first and second input transistors of a first channel type, sources of the first and second input transistors being coupled to the drain of a first load transistor and a drain of a second load transistor, respectively, the method comprising:
 - boosting the gain of the differential amplifier circuit by providing local feedback representative of an output voltage of the differential amplifier circuit to gates of the first and second load transistors by
 - (a) coupling a first input of a gain boost amplifier to a drain of the first load transistor, and coupling a second input of the gain boost amplifier to a drain of the second load transistor; and
 - (b) coupling an output of the gain boost amplifier to gates of the first and second load transistors to drive the first and second load transistors so as to accomplish the function of increasing the output impedance of the differential amplifier circuit.

A current mirror circuit comprising: 26. 1 a supply voltage rail, an input terminal, and an output terminal; 2 (a) a first transistor and a second transistor; 3 (b) a third transistor coupled between a source of the first transistor and the (c) 4 supply voltage rail and a fourth transistor coupled between a source of the second transistor and 5 the supply voltage rail; 6 (d) a first bias source producing a bias signal on gates of the first and second 7 8 transistors, respectively; a fifth transistor having a source coupled to a drain of the first transistor (e) 9 and a drain coupled to the input terminal, a drain of the second transistor being coupled to the 10 output terminal, and a second bias source coupled to gates of the third and fourth transistors; and 11 12 (f) an amplifier having a first input coupled to the drain of the second transistor, a second input coupled to the drain of the first transistor, and an output coupled to a 13 gate of the fifth transistor. 14